

**WHAT IS CLAIMED IS:**

1. A method of receiving code symbols corresponding to an interleaved encoder packet (EP), storing the code symbols separately in first, second and third  
5 memories, and inputting the stored code symbols to a turbo decoder in a mobile communication system, the method comprising the steps of:

generating read addresses to read the code symbols according to the size of the EP; and

reading the code symbols at the read addresses from the memories and  
10 outputting the read code symbols to the turbo decoder.

2. The method claim 1, where the generating read addresses to read the code symbols comprising steps of;

generating read address of information symbols in the first memory and

15 generating read address of parity bit symbols in the second and third memory according to the encoder packet size.

3. The method of claim 1, wherein the EP size is one of 408, 792, 1560, 2328, 3096 and 3864 bits.

20

4. The method of claim 1, wherein the read address generation step comprises the steps of:

generating memory select signals RAM\_SEL using a decoder index DEC\_IDX identifying a constituent decoder of the turbo decoder and a symbol type signal

25 DT\_IDC indicating a code symbol type according to the EP size;

generating temporary read addresses TMP\_CS indicating the interleaved positions of the code symbols to be input to the turbo decoder in a subblock to which the code symbols belong; and

generating the read addresses using RAM\_SEL, the EP size and the temporary  
30 read addresses.

5. The method of claim 1, further comprising the step of generating chip

select signals for the first, second and third memories according to the EP size.

6. The method of claim 1, wherein the chip select signal generation step comprises the steps of:

- 5       generating RAM\_SEL using DEC\_IDX and DT\_IDC;  
          generating TMP\_CS; and  
          generating the chip select signals using RAM\_SEL, the EP size and TMP\_CS.

7. The method of claim 1, wherein the code symbols are stored at  
10 different positions of the first, second and third memories according to the EP size.

8. A data receiving method in a mobile communication system where a transmitter encodes an encoder packet (EP) including information bits and tail bits at a predetermined code rate and subblock-interleaves code symbols of a plurality of  
15 encoded subblocks prior to transmission, and a receiver receives the code symbols, stores the code symbols separately in first, second and third memories according to the types of the code symbols, reads the code symbols in a deinterleaving order corresponding to the interleaving, and provides the read code symbols to a turbo decoder having two sequentially operating constituent decoders, the method comprising  
20 the steps of:

          generating read addresses and chip select signals for the memories using the size of the EP in synchronization to a decoder clock signal; and

          outputting code symbols to the two constituent decoders according to the read addresses and the chip select signals.

25

9. The data receiving method of claim 8, wherein the step of generating the read addresses and the chip select signals comprises the steps of:

          setting DT\_IDC to 0 when a data symbol corresponding to an information bit is output to the turbo decoder and setting DT\_IDC to 1 when a tail symbol corresponding  
30 to a tail bit is output to the turbo decoder, each time the decoder clock signal is triggered;

          generating a temporary address, TMP\_ADDR indicating the interleaved

position of a code symbol to be output to the turbo decoder in a subblock that the code symbol belongs to;

reading the read addresses using TMP\_ADDR, the EP size, and RAM\_SEL produced by OR-operating DT\_IDC and DEC\_IDX identifying a constituent decoder;

5 and

generating the chip select signals using RAM\_SEL, TMP\_ADDR, the EP size, and TMP\_CS produced by OR-operating DT\_IDC and the inverse of DEC\_IDX.

10 10. The data receiving method of claim 9, wherein when the EP size is one of 408, 792 and 1560, the read addresses RAM0\_ADDR, RAM1\_ADDR and RAM2\_ADDR for the first, second and third memories are determined by

if RAM\_SEL=0

RAM0\_ADDR=TMP\_ADDR

15 RAM1\_ADDR=2xTMP\_ADDR

RAM2\_ADDR=2xTMP\_ADDR

else

RAM0\_ADDR=TMP\_ADDR

20 RAM1\_ADDR=2xTMP\_ADDR+1

RAM2\_ADDR=2xTMP\_ADDR+1

11. The data receiving method of claim 10, wherein the chip select signal RAM0\_CS for the first memory is TMP\_CS and the chip select signals RAM1\_CS and  
25 RAM2\_CS for the second and third memories are 1.

12. The data receiving method of claim 9, wherein when the EP size is 2328, the read addresses RAM0\_ADDR, RAM1\_ADDR and RAM2\_ADDR for the first, second and third memories are determined by

30

if RAM\_SEL=0

RAM0\_ADDR=TMP\_ADDR

```
RAM1_ADDR=TMP_ADDR
RAM2_ADDR=TMP_ADDR+2328
```

else

```
5   RAM0_ADDR=TMP_ADDR
    RAM1_ADDR=TMP_ADDR+2328
    RAM2_ADDR=TMP_ADDR
```

13. The data receiving method of claim 12, wherein the chip select signals  
10 RAM0\_CS, RAM1\_CS and RAM2\_CS for the first, second and third memories are  
determined by

```
    RAM0_CS=TMP_CS
    if (RAM_SEL=1) AND (TMP_ADDR < 408)
15   RAM1_CS=0
    else
        RAM1_CS=1
    if (RAM_SEL=0) AND (TMP_ADDR < 408)
        RAM2_CS=0
20   else
        RAM2_CS=1
```

14. The data receiving method of claim 9, wherein when the EP size is  
3096 or 3864, the read addresses RAM0\_ADDR, RAM1\_ADDR and RAM2\_ADDR  
25 for the first, second and third memories are all determined as 1.

15. The data receiving method of claim 14, wherein the chip select signals  
RAM0\_CS, RAM1\_CS and RAM2\_CS for the first, second and third memories are  
determined by

```
30   RAM0_CS=TMP_CS
    if (RAM_SEL=0) AND (TH_OUT=0)
```

```

        RAM1_CS=1
    else
        RAM1_CS=0
    if (RAM_SEL=1) AND (TH_OUT=0)
5      RAM2_CS=1
    else
        RAM2_CS=0

```

where TH\_OUT is 1 if TMP\_ADDR is equal to or greater than a predetermined threshold, TH\_OUT is 0 if TMP\_ADDR is less than the threshold, the threshold is 2352  
10 if the EP size is 3096, and the threshold is 1968 if the EP size is 3864.

16. The data receiving method of claim 8, wherein when the EP size is one of 408, 792 and 1560, or when the EP size is one of 2328, 3096 and 3864 and data symbols are input to the first constituent decoder, three code symbols SYS\_DATA,  
15 PA0\_DATA and PA1\_DATA input to the first constituent decoder are determined by

```

    if RAM0_CS=1
        SYS_DATA=RAM0_DATA
    else
20      SYS_DATA=0
    if RAM1_CS=1
        PA0_DATA=RAM1_DATA
    else
        PA0_DATA=0
25      if RAM2_CS=1
        PA1_DATA=RAM2_DATA
    else
        PA1_DATA=0

```

where RAMx\_DATA is a code symbol read at RAMx\_ADDR in a (x+1)th memory.  
30

17. The data receiving method of claim 8, wherein when the EP size is one of 2328, 3096 and 3864 and data symbols or tail symbols are input to the second

constituent decoder, or when tail symbols are input to the first constituent decoder, three code symbols SYS\_DATA, PA0\_DATA and PA1\_DATA input to the first or second constituent decoder are determined by

```
5      if RAM0_CS=1
        SYS_DATA=RAM0_DATA
      else
        SYS_DATA=0
      if RAM1_CS=1
10     PA0_DATA=RAM2_DATA
      else
        PA0_DATA=0
      if RAM2_CS=1
        PA1_DATA=RAM1_DATA
15     else
        PA1_DATA=0
```

where RAMx\_DATA is a code symbol read at RAMx\_ADDR in a (x+1)th memory.

18. An apparatus for receiving code symbols corresponding to an  
20 interleaved encoder packet (EP), storing the code symbols separately in first, second and third memories, and inputting the stored code symbols to a turbo decoder in a mobile communication system, the apparatus comprising:

a memory unit having the first, second and third memories, for storing the received code symbols separately as information symbols and parity symbols according  
25 to the size of the EP; and

a read address generator for generating read addresses to read the code symbols from the first, second and third memories according to the size of the EP.

19. The apparatus of claim 18, wherein the read address generator  
30 comprises:

an input address generator for generating the read addresses of the stored code symbols; and

a chip select signal generator for generating select signals for the first, second and third memories.

20. The apparatus of claim 19, wherein the input address generator  
5 comprises:

means for generating the chip select signal RAM\_SEL using a decoder index DEC\_IDX identifying a constituent decoder of the turbo decoder and a symbol type signal DT\_IDC indicating the type of the code symbol to be read according to a EP size;

means for generating a temporary read address TMP\_ADDR indicating the  
10 interleaved position of the code symbol to be read in a subblock to which the code symbol belongs; and

means for generating the read addresses using RAM\_SEL, TMP\_ADDR and the EP size.

15 21. The apparatus of claim 19, wherein the chip select signal generator comprises:

means for generating RAM\_SEL using DEC\_IDX and DT\_IDC;

means for generating TMP\_ADDR;

means for generating a temporary chip select signal TMP\_CS using DT\_IDC  
20 and DEC\_IDX; and

means for generating the read address using RAM\_SEL, TMP\_CS, TMP\_ADDR and the EP size.

25

22. The apparatus of claim 17, wherein the memory unit further comprises:

a zero inserter for outputting zero symbols according to a chip select signal instead of stored code symbols; and

30 a switch for switching parity symbols according to the EP size and a chip select signal.

23. The apparatus of claim 21, wherein when the EP size is one of 408, 792 and 1560, the read addresses RAM0\_ADDR, RAM1\_ADDR and RAM2\_ADDR for the first, second and third memories are determined by

```
5      if RAM_SEL=0
        RAM0_ADDR=TMP_ADDR
        RAM1_ADDR=2xTMP_ADDR
        RAM2_ADDR=2xTMP_ADDR

10     else
        RAM0_ADDR=TMP_ADDR
        RAM1_ADDR=2xTMP_ADDR+1
        RAM2_ADDR=2xTMP_ADDR+1
```

15 24. The apparatus of claim 23, wherein the chip select signal RAM0\_CS for the first memory is TMP\_CS and the chip select signals RAM1\_CS and RAM2\_CS for the second and third memories are 1.

20 25. The apparatus of claim 21, wherein when the EP size is 2328, the read addresses RAM0\_ADDR, RAM1\_ADDR and RAM2\_ADDR for the first, second and third memories are determined by

```
      if RAM_SEL=0
        RAM0_ADDR=TMP_ADDR
        RAM1_ADDR=TMP_ADDR
25     RAM2_ADDR=TMP_ADDR+2328

      else
        RAM0_ADDR=TMP_ADDR
        RAM1_ADDR=TMP_ADDR+2328
30     RAM2_ADDR=TMP_ADDR
```



26. The apparatus of claim 21, wherein the chip select signals RAM0\_CS, RAM1\_CS and RAM2\_CS for the first, second and third memories are determined by

```
RAM0_CS=TMP_CS
5  if (RAM_SEL=1) AND (TMP_ADDR > 408)
    RAM1_CS=0
    else
      RAM1_CS=1
    if (RAM_SEL=0) AND (TMP_ADDR > 408)
10   RAM2_CS=0
    else
      RAM2_CS=1
```

27. The apparatus of claim 21, wherein when the EP size is 3096 or 3864,  
15 the read addresses RAM0\_ADDR, RAM1\_ADDR and RAM2\_ADDR for the first, second and third memories are all determined as 1.

28. The apparatus of claim 27, wherein the chip select signals RAM0\_CS, RAM1\_CS and RAM2\_CS for the first, second and third memories are determined by

```
20
RAM0_CS=TMP_CS
if (RAM_SEL=0) AND (TH_OUT=0)
  RAM1_CS=1
  else
25   RAM1_CS=0
  if (RAM_SEL=1) AND (TH_OUT=0)
    RAM2_CS=1
  else
    RAM2_CS=0
```

30 where TH\_OUT is 1 if TMP\_ADDR is equal to or greater than a predetermined threshold, TH\_OUT is 0 if TMP\_ADDR is less than the threshold, the threshold is 2352 if the EP size is 3096, and the threshold is 1968 if the EP size is 3864.

29. The apparatus of claim 21, wherein when the EP size is one of 408, 792 and 1560, or when the EP size is one of 2328, 3096 and 3864 and data symbols corresponding to an information bit are input to the first constituent decoder, three code  
5 symbols SYS\_DATA, PA0\_DATA and PA1\_DATA input to the first constituent decoder are determined by

```
        if RAM0_CS=1
            SYS_DATA=RAM0_DATA
10      else
            SYS_DATA=0
        if RAM1_CS=1
            PA0_DATA=RAM1_DATA
        else
15      PA0_DATA=0
        if RAM2_CS=1
            PA1_DATA=RAM2_DATA
        else
            PA1_DATA=0
```

20 where RAMx\_DATA is a code symbol read at RAMx\_ADDR in a (x+1)th memory.

30. The apparatus of claim 21, wherein when the EP size is one of 2328, 3096 and 3864 and data symbols or tail symbols are input to the second constituent decoder, or when tail symbols are input to the first constituent decoder, three code  
25 symbols SYS\_DATA, PA0\_DATA and PA1\_DATA input to the first or second constituent decoder are determined by

```
        if RAM0_CS=1
            SYS_DATA=RAM0_DATA
30      else
            SYS_DATA=0
        if RAM1_CS=1
```

```

        PA0_DATA=RAM2_DATA
    else
        PA0_DATA=0
    if RAM2_CS=1
5       PA1_DATA=RAM1_DATA
    else
        PA1_DATA=0

```

where RAMx\_DATA is a code symbol read at RAMx\_ADDR in a (x+1)th memory.

10            31.     A data receiving apparatus in a mobile terminal having a turbo decoder, comprising:

              an antenna for receiving a radio frequency (RF) signal from a transmitter, the RF signal corresponding to an encoder packet (EP);

              a baseband converter for downconverting the RF signal to a baseband signal;

15            an analog-to-digital converter for converting the baseband signal to a digital signal;

              a demodulator for demodulating the digital signal and outputting code symbols;

              a memory unit having first, second and third memories, for storing the code symbols separately in the first, second and third memories according to the types of the code symbols and selecting code symbols as a turbo decoder input; and

              a memory controller for generating read addresses to read code symbols from the first, second and third memories according to the types of the code symbols.

25            32.     The data receiving apparatus of claim 31, wherein the memory controller comprises:

              an read address generator for generating the read address of a code symbol; and

              a chip select signal generator for generating a chip select signal to select one of the first, second and third memories.

30

              33.     The data receiving apparatus of claim 32, wherein the read address generator comprises:

means for generating the chip select signal RAM\_SEL using a decoder index DEC\_IDX identifying a constituent decoder of the turbo decoder and a symbol type signal DT\_IDC indicating the type of the code symbol to be read according to a EP size;

means for generating a temporary read address TMP\_ADDR indicating the interleaved position of the code symbol to be read in a subblock to which the code symbol belongs; and

means for generating the read addresses using RAM\_SEL, TMP\_ADDR and the EP size.

10           34.       The data receiving apparatus of claim 32, wherein the chip select signal generator comprises:

              means for generating RAM\_SEL using DEC\_IDX and DT\_IDC;

              means for generating TMP\_ADDR;

              means for generating a temporary chip select signal TMP\_CS using DT\_IDC  
15   and DEC\_IDX; and

              means for generating the read address using RAM\_SEL, TMP\_CS, TMP\_ADDR and a EP size.

              35.       The data receiving apparatus of claim 31, wherein the memory unit  
20   further comprises:

              a zero inserter for outputting a zero symbol instead of the stored code symbol according to the chip select signal; and

              a switch for selecting a parity symbol according to a EP size and the chip select signal.

25

              36.       The data receiving apparatus of claim 31, wherein the code symbol types are information symbols and parity symbols.

              37.       A data receiving method in a mobile terminal having a turbo decoder,  
30   comprising the steps of:

              receiving a radio frequency (RF) signal from a transmitter, the RF signal corresponding to an encoder packet (EP);

down-converting the RF signal to a baseband signal;  
converting the baseband signal to a digital signal;  
demodulating the digital signal and outputting demodulated code symbols;  
storing the code symbols separately in the first, second and third memories  
5 according to the types of the code symbols;  
generating read addresses to read code symbols as a turbo decoder input from  
the first, second and third memories according to the type of the code symbols.

38. The data receiving method of claim 37, further comprises the step of  
10 generating a chip select signal to select one of the first, second and third memories.

39. The data receiving method of claim 38, wherein the read address  
generation step comprises the steps of:  
generating the chip select signal RAM\_SEL using a decoder index DEC\_IDX  
15 identifying a constituent decoder of the turbo decoder and a symbol type signal  
DT\_IDC indicating the type of the code symbol to be read according to a EP size;  
generating a temporary read address TMP\_ADDR indicating the interleaved  
position of the code symbol to be read in a subblock to which the code symbol belongs;  
and  
20 generating the read addresses using RAM\_SEL, TMP\_ADDR and the EP size.

40. The data receiving method of claim 38, wherein the chip select signal  
generation step comprises the steps of:  
generating RAM\_SEL using DEC\_IDX and DT\_IDC;  
25 generating TMP\_ADDR;  
generating a temporary chip select signal TMP\_CS using DT\_IDC and  
DEC\_IDX; and  
generating the read address using RAM\_SEL, TMP\_CS, TMP\_ADDR and a EP  
size.

30  
41. The data receiving method of claim 38, further comprising the steps  
of:

outputting a zero symbol instead of the stored code symbol according to the chip select signal; and

selecting a parity symbol according to a EP size and the chip select signal.

- 5            42.        The data receiving method of claim 37, wherein the code symbol types are information symbols and parity symbols.